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ABSTRACT OF THESIS 
 
 
 
A SINGLE-PHASE DUAL-OUTPUT AC-DC CONVERTER 
WITH HIGH QUALITY INPUT WAVEFORMS 
 
A single-phase, buck-boost based, dual-output AC-DC converter is studied in 
this thesis. The converter has two DC outputs with opposite polarities, which 
share the same ground with the input power line. The power stage performance, 
including the input filter, is studied and procedure to select power components is 
given. The circuit model is analyzed to develop appropriate control. Zero-
crossing distortion of the source input current is addressed and a solution is 
proposed. Experimental results are satisfactory in that a high power factor line 
current results for steady-state operation. 
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1. Introduction 
 
 
1.1 Background 
 
With very few exceptions, distribution of electric power is in AC format. AC-
DC conversion at the end-use point is a necessary operation in many 
applications. The need for DC power may be ancillary, such as use in electronic 
controls, or primary, such as the DC link of a motor drive. Until about fifteen 
years ago, all AC-DC power conversion utilized a circuit similar in principle to that 
shown in Figure 1.1 composed of a diode bridge and bulk capacitor. Inherently, 
the circuit draws pulse current from source line. The pulsating current results in a 
low total power factor and a high RMS line current. The line voltage, output 
voltage, and the source current are shown in Figure 1.2. 
 
 
Figure 1.1 Power supply composed of diode bridge and bulk capacitor 
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Figure 1.2 Line voltage, output voltage, and source current 
 
In order to meet ever-increasing EMC standards and power quality 
recommendations on conducted harmonics for power supplies, numerous power 
factor correction (PFC) topologies for the AC-DC rectifier have been proposed. 
Figure 1.3 shows a typical two stage AC/DC PFC power supply with sinusoidal 
input current in phase with line voltage. The two stage PFC converter has shown 
superior performance. Its sinusoidal line current can satisfy any regulations. It is 
suitable to operate with universal line voltage. It can be designed for good hold-
up time. However, this typical configuration uses two converters. The energy is 
processed twice. So, its cost, size, and efficiency are penalized. [1] 
 
Figure 1.3 Typical two stage PFC converter 
Input voltage
Output voltage 
Source Current
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To offer a compromise between performance and cost, many single-stage 
power factor correction topologies have been proposed[2][3]. Among those 
circuits, the boost type converter is the dominant topology due to its inherent 
advantages, such as grounded transistor, continuity of input current, and its 
simplicity. PFC circuits based on flyback converter[4][5], SEPIC[6], and Cuk[7] 
topologies are also studied, but not to the extent as the boost converter. 
 
1.2 Problem definition 
 
When we began to study the topologies, we wanted to find a suitable scheme 
to build a solid-state distribution transformer, which has no wound core 
transformers in it. Its input voltage is either 2400 or 7200 volts, and the output is 
120/240 volts. Standard practice safety consideration dictates that both the input 
and output of a distribution transfer must be grounded. 
 
Figure 1.4 shows the commonly used single-stage AC-DC PFC circuit. In this 
circuit, input line voltage is rectified into a positive pulsating voltage with a ripple 
frequency of two times the line input supply. Then, the power factor correction 
circuit and DC-DC converter produce a DC voltage with little AC line current 
harmonics. However, unless an isolation transformer is introduced between the 
AC source and the rectifier, either only the load, or only the source can be 
grounded. 
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Figure 1.4 Full-bridge AC-DC Power Factor Correction Circuit 
 
In our specific application, the half-bridge rectifier offers a solution to solve the 
grounding requirement without use of a wound core transformer. Figure 1.5 
shows the configuration selected to solve this problem. Two single-stage power 
factor correction DC-DC converters are used to produce two DC output voltages 
with opposite polarity, but sharing the same ground with the AC supply. 
 5
 
Figure 1.5 Half-bridge AC-DC Power Factor Correction Circuit with outputs 
sharing same ground with the power supply 
 
Each one of the two power factor correction DC-DC converters is active only 
over a half cycle of the line supply. One works when the input voltage is positive 
and the other works when the input voltage is negative. In principle, a realization 
could be built based on any one of the three basic DC-DC converter topologies: 
buck converter, boost converter, or buck-boost converter. However, the 
discussion that follows will justify the buck-boost topology as the preferred 
choice. 
 
1.2.1 Boost type half-bridge AC-DC power factor correction circuit 
 
Figure 1.6 shows a feasible boost type half-bridge AC-DC power factor 
correction circuit. Diode D1, D2, switch Q1, inductor L1, and capacitor C1 
comprise the basic DC-DC boost converter with positive output voltage across 
capacitor C1. While, D3, D4, Q2, L2, and C2 form another DC-DC boost 
converter with negative output voltage across capacitor C2. 
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The boost converter is the dominant topology in power factor correction. A 
large quantity of papers has been published pertaining this topology and different 
kinds of its variations [2][3]. 
 
Figure 1.6 Boost type half-bridge AC-DC PFC circuit with dual output 
 
In the boost converter, the inductor is in series with the ac line input. In 
continuous conduction mode, source current is naturally continuous, and has 
much less current ripple than other two topologies. For both the buck and buck-
boost converters, the source currents are inherently discontinuous. 
Consequently, the boost converter performs satisfactorily with an input filter that 
uses smaller inductor and capacitor values than required by either the buck or 
buck-boost converters. It is widely used in both academic research and 
commercial products [8], [9]. 
 
However, the boost converter produces an output voltage higher than its 
input. An output voltage lower than the input is preferred. Another DC-DC 
converter is used to step down the high DC voltage, but the configuration would 
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then be the undesired two-stage topology with associated cost and efficiency 
penalties. For our specific case of a single-stage converter, if a 2400/120/240 
distribution transformer is supposed to be built, and if a single-stage boost style 
converter is used, the DC voltages will be 2400 2×  = 3394V. This imposes high 
voltage stress on the bulk capacitor. And, to obtain 120/240 V AC voltages from 
the final inverter stage, the modulation index of the inverter would be below 0.07. 
Such a small modulation ratio would be almost impossible to implement with 
acceptable accuracy. 
 
1.2.2 Buck type half-bridge AC-DC power factor correction circuit 
 
Figure 1.7 shows a possible buck type half-bridge AC-DC power factor 
correction circuit. Diode D1, D2, switch Q1, inductor L1, and capacitor C1 
comprise the basic DC-DC buck converter with positive output voltage across 
capacitor C1. D3, D4, Q2, L2, and C2 form another DC-DC buck converter with 
negative output voltage across capacitor C2. When input supply voltage is 
positive, switch Q1 is active transferring energy to inductor L1 and capacitor C1. 
Conversely, input AC voltage is negative, switch Q2 is active transferring energy 
to L2 and C2. 
 8
 
Figure 1.7 Buck type half-bridge AC-DC PFC circuit with dual output 
 
The output voltage of a buck converter is lower than its input. Thus, a buck 
type AC-DC converter is feasible in our application from the viewpoint of 
providing lower output DC voltages. However, for a buck-type AC-DC converter, 
when the absolute value of input AC voltage is lower than the absolute value of 
its output, energy can not be transferred from the power source. 
 
Figure 1.8 shows the source AC voltage, output voltage, and inductor current 
in a buck-type AC-DC converter. Switches can only conduct when the input 
voltage is higher than the voltages across the output capacitors. Figure 1.9 
illustrates the source voltage, output voltage, and source current in a buck-type 
AC-DC converter after addition of an input LC filter to yield some improvement in 
the input current. However, there is still a “dead band” in the input current that 
leads to significant lower-order harmonics. 
 
To solve this problem, some researchers added additional switches to make 
the circuit work as a boost converter when the input line voltage is lower than the 
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output voltages[10]. Katsuya Hirachi and Mutsuo Nakaoka applied pulse area 
modulation control scheme to shape the input current into sine wave and 
eliminate the output voltage ripple[11]. These methods require additional devices 
to maintain sinusoidal input current, and thus, increase the cost and complication 
of control. Further, there is a decrease in the efficiency of the system. 
 
           Time
158ms 159ms 160ms 161ms 162ms 163ms 164ms 165ms 166ms 167ms
V(V1:-) V(R1:2) I(L2)*2
-100
0
100
200
 
Figure 1.8 Source voltage, output voltage, and inductor current 
in buck type AC-DC converter 
 
           Time
250ms 252ms 254ms 256ms 258ms 260ms 262ms 264ms 266ms
V(R5:1) V(R1:2) I(V1)*5
-200
0
200
 
Figure 1.9 Source voltage, output voltage, and source current 
after filter in buck type AC-DC converter 
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1.2.3 Buck-boost type half-bridge AC-DC power factor correction circuit 
 
Figure 1.10 shows a buck-boost type half-bridge AC-DC power factor 
correction circuit. Diode D1, D2, switch Q1, inductor L1, and capacitor C1 
comprise the basic DC-DC buck-boost converter with negative output voltage 
across capacitor C1. D3, D4, Q2, L2, and C2 form another DC-DC buck-boost 
converter with positive output voltage across capacitor C2. When the input  
supply voltage is positive, switch Q1 is active transferring energy to inductor L1 
and capacitor C1. While input AC voltage is negative, switch Q2 transfer energy 
to L2 and C2. 
 
Figure 1.10 Buck-boost type half-bridge AC-DC PFC circuit with dual output 
 
Output voltage of buck-boost converter can be higher or lower than its input. 
And, there is no “dead-area” in source current in the regions of zero crossing. 
Thus, the buck-boost type AC-DC converter is suitable in our application as it 
does not have the fundamental fallacies present with the boost and buck 
converters. Since the buck-boost converter satisfies the necessary fundamental 
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principles, the balance of the problem is one of designing proper control to meet 
performance requirements. 
 
1.2.4 Other considerations 
 
In high power application, efficiency is another important factor to be 
considered. To minimize the power losses, it is good to use as few as switching 
devices as possible, to use better devices with smaller on-state resistance, and 
to minimize the times energy is transferred between storage devices. If boost 
type AC-DC converter is used, normally, a step-down DC-DC converter is 
necessary to convert high voltage to low voltage. That means another time of 
energy transfer, thus, more power losses in switching and storage devices. 
 
Most power electronics switches become short-circuit when they fail. So, 
normally for safety consideration, a transformer is used to provide necessary 
isolation between an input supply and the end-use load. Fortunately, over the last 
two decades, a very promising material, chemical vapor deposition (CVD) 
diamond, has been studied by many institutions and companies. It has numerous 
attractive physical and electrical properties that make it very useful in electronic 
application, such as its wide band gap, low or negative electron affinity, strong 
crystal structure, high electrical breakdown field, radiation hardness, and high 
thermal conductivity [12] [13]. And, when the device fails, it shows very high 
impedance, or it is open-circuit. Thus, this kind of device may provide necessary 
isolation for power electronic devices. Consequently, CVD diamond electric 
devices are very promising in power electrics application. Figure 1.11 shows 
SEMs of diamond microelectrode with single diamond microtip and an array of 
diamond microtips. 
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Figure 1.11 CVD diamond microtip and array of diamond microtips 
 
1.3 Operation of the power factor correction circuit 
 
Two well-known, but different, control methods are available for power factor 
correction: hysteretic inductor current control [14], and constant-frequency pulse 
width modulation (PWM) inductor current control [15]. Constant-frequency PWM 
inductor current control has the advantage of constant harmonic frequency for 
both source and output, so that filter design is simplified. 
 
In this thesis, the buck-boost type power factor correction circuit with 
constant-frequency PWM inductor current control is discussed. Figure 1.12 
shows negative output portion of the buck-boost type, half-bridge power factor 
correction (PFC) circuit, along with the functional block diagram of its 
independent controller. This circuit rectifies over the positive value of source 
voltage Vs. The other half of the circuit, that is not shown, has the diodes and 
transistor reversed to rectify when the AC input is negative. It produces an output 
voltage of opposite polarity. 
 
In Figure 1.12, output dc voltage (Vo) is scaled down and compared with 
desired DC reference voltage (Vref). Output of the Error Amplifier (vE) is the error 
signal between the fixed DC reference voltage and actual DC output. Sensed 
 13
source voltage (Vs) is scaled down and multiplied with the output of the voltage 
loop compensation circuit. The product of the two voltages is used as the source 
current reference. The source current is sensed by a Hall-effect current 
transducer and controlled to follow its current reference by a PID controller. If the 
output voltage drops, the error signal will increase. Thus, the current reference 
will be increased. The increased current reference will cause the output of the 
current PID to increase, thus increase the PWM duty cycle for the switch. A 
detailed analysis of the controller operation is presented in Chapter 3. 
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Figure 1.12 Functional diagram of buck-boost type half bridge 
DC output Power Factor Correction Circuit 
Source current filter 
Buck-boost Converter 
Multiplier 
Current (inner) loop compensation 
Voltage (outer) loop compensation 
PWM generator 
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2. Main circuit Analysis and design 
 
 
Due to symmetry and independence of the two half-bridge converters, 
complete understanding of the power level signals of the buck-boost converter 
results from analysis of the AC half-bridge buck-boost converter shown in Figure 
2.1. The Lf-Cf filter components of Figure 1.12 are sized so that Lf offers a low 
impedance at source frequency. And, the voltage drop across diode D1 should 
be negligible compared with the voltage of the source. Thus, the converter input 
voltage over the positive half cycle is approximately equal to the source voltage. 
The source voltage and the converter input voltage are illustrated in Figure 2.2. 
 
Figure 2.1 AC-DC half-bridge buck-boost converter 
 
For the positive half cycle of the power supply, the rectified voltage ( inv ) is 
positive, and Q1 switches on and off according to its gating signal determined by 
the PFC controller. During the negative half cycle of the power supply, the 
rectified voltage is zero, and Q1 remains off. In our analysis, we make the 
following assumptions: 
(1) Diodes, switch, inductor, and capacitor are ideal components. 
Io Iin 
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(2) Switching frequency sf  is much higher than AC line frequency f , so that 
over a switching period, the rectified line voltage, inv , can be considered 
constant. 
 
 
 
 
Figure 2.2 Source and rectified voltages in AC-DC buck-boost converter 
 
According to the nature of the current through the inductor, the circuit can 
work in discontinuous conduction mode (DCM) or continuous conduction mode 
(CCM). In DCM, current through the inductor is discontinuous for each switching 
period over the complete positive half cycle of the power supply. In CCM, we 
assume that the current through the inductor is continuous all the time in the 
positive half cycle. We will analyze the circuit for these two different modes. 
 
2.1  Discontinuous conduction mode analysis 
 
If inductor L1, switching frequency sf , and load current Io are small enough, 
the buck-boost converter will work in discontinuous conduction mode. 
Specifically, the inductor current goes to zero in every switching cycle and its 
sv
inv
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stored energy is completely transferred to the output before next time the switch 
Q1 is on. 
 
2.1.1 Duty cycle 
 
Figure 2.3 shows the converter input voltage inv  and the inductor current Li  in 
discontinuous conduction mode. Even when the input voltage is in its peak value, 
current through the inductor is discontinuous. 
 
 
Figure 2.3 Converter input voltage and inductor current 
 
 
Figure 2.4 Inductor current in discontinuous mode 
 
skT ss DTkT + sTk )1( +
kLi max
inv  
Li
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Figure 2.4 shows the inductor current for an arbitrary switching period where 
D is the duty cycle of the switch. When the switch is on, the inductor current is 
)(tiL  = ∫ tkT ms dVL
 
 1
)sin(1 τωτ   
= )cos(cos
1
tTk
L
V
s
m ωωω −                                                                     (2.1.1) 
where 
s
s
f
T 1=  is the switching period, mV  is the peak value of the source voltage, 
and fπω 2=  is the angular frequency of the source voltage. 
 
The maximum value of )(tiL  during the thk  switching cycle is 
kLi max  = ))((1 sL TDki +  
= ])(cos[cos
1
ss
m TDkTk
L
V +− ωωω  
= )]sin()sin()cos()cos()[cos(
1
sssss
m DTTkDTTkTk
L
V ωωωωωω +−             (2.1.2) 
 
Since switching frequency is much higher than the source frequency, 
0→sDTω . Thus, 1)cos( →sDTω , and ss DTDT ωω →)sin( . Using these 
approximations, Equation 2.1.2 can be written as 
kLi max  = )sin(
1
ss
m TkDT
L
V ω                                                                  (2.1.3) 
where, 
s
s
T
T
f
fk
22
1 =≤≤  
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Figure 2.5 Area under the source current in a switching cycle is equal to 
the area under the switch current 
 
Figure 2.5 shows the reference in phase component of source current 
along with the switch current pulse in a typical discontinuous switching cycle.  1t  
is the time period in which the switch is on, 2t  is the time period in which the 
switch is off, and, 3t  the time interval in which the inductor current is zero. 
According to the Equal Area Criterion [1][2], the discontinuous current pulse 
contains the same amp-second area as that of the reference input current for 
each switching period. The two areas A1 and A2 are determined and equated. 
A1 = ∫ + ss TkkTs dT
)1( 
 
m )sin(I1 τωτ                                                                (2.1.4) 
A2 ≈  )sin()()(
2
1(1
1
s
m
s
s
TkDTs
L
VDT
T
ω                                                    (2.1.5) 
 
So,  
∫ + ss TkkTs dT
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m )sin(I1 τωτ  = ))sin()()(
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1
ss
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s
s
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L
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T
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or, 
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)]sin()sin()cos()cos()[cos(Im sssss TTkTTkTk ωωωωωω +−  
= )sin(
2
22
1
ss
m TkTD
L
V ω                                                              (2.1.6) 
 
Since 0→sTω , we get 1)cos( →sTω , and ss TT ωω →)sin( . Thus, Equation 
2.1.6 can be written as 
)sin(Im ss TkT ω  = )sin(
2
22
1
ss
m TkTD
L
V ω                                                  (2.1.7) 
 
Solving 2.1.7 for the duty cycle yields 
D = 
smTV
L1mI2                                                                                      (2.1.8) 
 
Assume that unity power factor control is achieved, and that the 
magnitudes of the output voltages and the loads of both the half-wave converters 
are equal, then the total input and output powers are respectively 
inP  = 
2
Im mV                                                                                       (2.1.9) 
oP  = 2 ooVI                                                                                       (2.1.10) 
where, Vo and Io are the DC voltage and load current of the two identical DC 
outputs. 
 
From Equation 2.1.9 and 2.1.10 
mI  = 
m
oo
V
IV4                                                                                        (2.1.11) 
 
Using 2.1.11 in 2.1.8, and realizing that Io = 
1R
Vo , 2.1.8 can be written as 
D = 
1
122
R
fL
V
V s
m
o                                                                                  (2.1.12) 
where R1 is the DC load resistor. 
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2.1.2 Switch RMS current 
 
The switch RMS current can be obtained by first calculating its RMS value 
over a switching period and then summing all the switching cycles over the 
rectified line cycle. Suppose i  is the total switch current, and 1i , 2i , … ni  are the 
n currents for every switching cycle over the line period. Then, the total switch 
current can be expressed as the summation of all the n currents 
 
i  = ∑=
=
nk
k
ki
1
                                                                                          (2.1.13) 
 
According to its definition, RMS value of the switch current is 
sw
RMSI  = ∫ T diT
 
0 
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= −
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kTs
Tk
k
s
di
T
τ                                                            (2.1.14) 
 
When integrating over an arbitrary switching period, it does not matter how 
the time axis is chosen. So, the integration can be completed from 0 to the end of 
a switching period of current waveform as illustrated by Figure 2.6. 
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Figure 2.6 Switch and diode current in an arbitrary switching cycle 
 
For the thk  switching cycle, the maximum value of inductor current A 
= )sin(
1
ss
m TkDT
L
V ω , the decreasing slope is B =
1L
Vo , and the time period over which 
the inductor current decrease to zero is t2 = )sin( ss
o
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V
V ω  =
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AL1 . For this 
switching cycle, under a straight line assumption for the rise in current 
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Equation 2.1.14 then yields 
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Because switching frequency is much higher than the line frequency, the 
summation in equation 2.1.16 can be approximated as an integration over line 
period. 
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By use of 2.1.12, the RMS value of the current through the power switch can be 
expressed as 
sw
RMSI  = 
sm
o
o
fLRRV
VV
111
2
3
2                                                            (2.1.17) 
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2.1.3 Diode RMS current 
 
The diode RMS current can be evaluated by using the same approach as 
the one we used to calculate the switch RMS current of 2.1.17. For one switching 
cycle, 
∫ sT diT
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Integrating the value over a source cycle and applying the expressions for A and 
B leads to 
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By use of 2.1.2, the RMS value of the current through the diode can be obtained 
as 
d
RMSI  = 
o
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V
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L
DTV
π23
2
1
 
       = 
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11
22
3
4
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2.1.4 Inductor RMS current 
 
Inductor current RMS value can be obtained from the switch RMS current 
and diode RMS current as 
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2.1.5 Output filter capacitor 
 
The output filter capacitor can be sized based on the output voltage ripple 
specification. During a line period, the output filter capacitor is charged when 
the switch is on. When the switch is off, the output capacitor is discharged. 
The discharge current is the output current. The output voltage ripple can be 
evaluated as 
oV∆  = )(1 offo
fout
TI
C
 
where, oI  is the average value of output current, offT  is the total discharge 
time for the output filter capacitor in one line period given by, 
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where T is the source period. 
 
Consequently, the output filter capacitor can be sized as 
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foutC  = )(1 offo
o
TI
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2
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V
∆                                                                        (2.1.22) 
 
2.2  Continuous current mode analysis 
 
As shown in Figure 2.7, in continuous conduction mode (CCM), the inductor 
current never goes to zero in a switching period. 
 
 
 
Figure 2.7 Converter inductor current in CCM 
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2.2.1 Duty cycle 
 
Figure 2.8 Inductor current waveform in CCM 
 
As shown in Figure 2.8, the inductor current in an arbitrary switching period 
rises over the transistor on time, ont , and decreases when the switch is off. 
During the transistor on time, the inductor current can be expressed as 
)(tiL  = )1( −kIV  + ∫ tkT ms dVL
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)sin(1 τωτ   
= )1( −kIV  + )cos(cos
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tTk
L
V
s
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where, )1( −kIV  is the value at the end of the previous switching period. The 
maximum value of )(tiL  during the thk  switching cycle occurs at time sTdk )( + . 
We denote it as )(kIp . It is expressed as 
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Using the same approximation as in Equation 2.1.2, the Equation 2.2.2 can be 
simplified to 
)(kIp  = )1( −kIV  + )sin(
1
ss
m TkdT
L
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where, 
s
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f
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When the switch is off, inductor current begins to decrease, and it is 
expressed as Equation 2.2.4. 
)(tiL  = )(kIp  - )(
1
ss
o DTkTt
L
V −−                                                             (2.2.4) 
At time sTk )1( + , the inductor current decreases to its minimum value in the thk  
switching period. 
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Lv
V )1( −                                                                    (2.2.5) 
 
Substitute 2.2.3 into 2.2.5, to give 
)(kIv = )1( −kIv  + )sin(
1
ss
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L
V ω  - so Td
L
V )1(
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−                                     (2.2.6) 
Since sT  is much smaller than half of the half period T , letting )(kIv  = )1( −kIV  
introduces negligible error into our calculation. Using this approximation, we find 
the duty cycle for CCM as 
d  = 
)sin( smo
o
TkVV
V
ω+  
     = 
o
sm
V
TkV )sin(1
1
ω+
                                                                              (2.2.7) 
 
2.2.2 Switch RMS current 
 
Figure 2.9 shows the instantaneous inductor current for several switching 
cycles. From skT  to ss dTkT + , inductor current increases, and from ss dTkT +  
to sTk )1( + , it decreases. In fact, from skT  to ss dTkT + , inductor current is the 
same as the current through the switch, and from ss dTkT +  to sTk )1( + , it is 
the same as the current through the diode. Average of the current through the 
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switch over the switching period should be the average of the source current 
over the same switching period. That is 
 
sTini |><  = sTswitchi |><  
s
s
pv
T
dTkIkI
2
)()1( +−
 = dkIkI pv
2
)()1( +−         (2.2.8) 
 
Figure 2.9 Inductor current in CCM 
 
In the same switching period, the average of the inductor current is 
sTLi |><  = 
2
)()1( kIkI pv +−                                                                  (2.2.9) 
 
From 2.2.8 and 2.2.9, the following equation can be obtained 
sTLi |><  = 
d
I sTin |><                                                                           (2.2.10) 
 
Assuming that the source current is perfectly in phase with the line voltage 
and can be assumed constant over a switching period without significant 
analytical error, in thk  switching period, the source current is 
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)( sin kTi  = )sin(Im sTkω                                                                        (2.2.11) 
where mI  is the maximum value of the source current. 
 
From 2.2.10 and 2.2.11, we can get the average inductor current during 
the same switching period. 
 sTLi |><  = 
d
mI )sin( sTkω                                                                    (2.2.12) 
 
Thus, using the same method in 2.1.2, the switch RMS current can be 
evaluated as 
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So, the switching RMS current can be obtained as 
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where, srcRMSI  is the source current RMS value. 
 
2.2.3 Diode RMS current 
 
When the power switch is off, current flows through the diode and the 
inductor. When the power switch is on, current through the diode is zero. 
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where, srcRMSI  is the source current RMS value. 
 
2.2.4 Inductor RMS current 
 
We assume that the inductor current is constant during a switching period, 
so 
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where, srcRMSI  is the source current RMS value. 
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2.2.5 Output filter capacitor 
 
Output filter capacitor can be sized based on the output voltage ripple 
specification. In a line period, the output filter capacitor is charged when the 
switch is on. When the switch is off, the output is discharged. The discharge 
current is the output current. So, the output voltage ripple can be evaluated as 
oV∆  = )(1 offo
fout
TI
C
                                                                              
(2.2.16) 
where, offT  is the total discharge time for the output filter capacitor in one line 
period. 
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From 2.2.16, the output filter capacitor can be decided as 
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2.3 Input filter design 
 
To limit conducted electromagnetic interference, it is necessary to place a 
filter network between the power source and converter, as shown in Figure 
2.10, to attenuate the switching harmonics that are present in the converter 
input current waveform. The input filter should provide sufficient attenuation 
for the current component of switching frequency and avoid any possible 
oscillation. 
 
 
Figure 2.10 Addition of input filter to switching power regulator 
 
Figure 2.11 shows the chosen LC filter with damping resistor Rf for the 
converter circuit. The converter is modeled by a current source having 
currents of fundamental frequency and harmonic frequencies, including 
switching frequency. 
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Figure 2.11 LC filter with damping resistor 
 
In order to study the current ( si ) through the source, we need to know the 
transfer function )(sH  = 
)(
)(
si
si
o
s . Deactivate the independent voltage source sv  
as shown in Figure 2.12. Then, by KCL and KVL, 
)(sio  = )(sic  + )(sis                                                                        (2.3.1) 
f
c
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Solving 2.3.1 for )(sic  and substituting the result into 2.3.2, the transfer 
function can be obtained as 
)(sH  = 
fffff
ff
RsLRCLs
RsL
++
+
2                                                            (2.3.3) 
 
A characteristic bode plot of this transfer function is displayed by Figure 
2.13. It shows that for high frequencies, current through the source is 
significantly suppressed. However, the filter inductor and capacitor should be 
chosen carefully to avoid oscillation at the resonant frequency ff  = 
ffCLπ2
1 . 
)(sis
)(sio
 38
Specifically, the converter switching frequency must be greater than the filter 
corner frequency and the source frequency must be less than the corner 
frequency. 
  
Figure 2.12 Decide the current transfer function 
 
 
Figure 2.13 Characteristic bode plot for the current transfer function 
of the input filter 
)(sis  
)(sio
)(sic
1
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After the input filter is added into the switching power supply, it may affect 
the dynamics of the converter. If an inappropriate input filter is added into the 
switching power regulator, it can adversely affect the regulator’s performance, 
or even cause instability in the power system. However, if the output 
impedance of the input filter |Z0(s)| is small enough, its impact on converter’s 
control-to-output transfer function can become negligible[3]. Thus, the input 
filter should be designed to have very low output impedance. 
 
Output impedance of the filter can be determined by setting the 
independent voltage source to zero, as is shown in Figure 2.14. The output 
impedance is the parallel impedances of the inductor, resistor, and capacitor: 
)(sZo  = CfL ZRZ ||||  = 
fff RsCsL
1
/1
11
1
++
 
                     = 
fffff
ff
RSLRCLs
LsR
++2                                                             (2.3.4) 
 
Figure 2.14 Determine the output impedance of the simple LC input filter 
 
The characteristic bode plot of the impedance is plotted as Figure 2.15. It 
is seen that for the resonant frequency ff  = 
ffCLπ2
1 , the output impedance 
of the filter has a maximum value that is equal to the value of the resistor. In 
fact, at resonant frequency fω , magnitudes of the inductor and capacitor 
impedances are identical so that their parallel combination forms an infinite 
impedance that shunts the resistor Rf. Equation (2.3.4) yields 
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ffLω  = 
ffCω
1  
)( fjZ ω  = 
fffff RCjLj
1
)/(1
11
1
++ ωω
 = fR                                           (2.3.5) 
 
Figure 2.15 Characteristic bode plot for the output impedance 
of the input filter  
 
To reduce the output impedance, it is necessary to decrease the 
inductance and resistance, and increase the capacitance. However, 
according to Equation 2.3.3, large values of Rf and Lf are needed to diminish 
the high frequency current flowing through the source. But, large values of Rf 
and Lf also reduce the voltage available at the converter input, thereby 
diminishing performance. Further, decrease of Lf and Rf will result in the filter 
input impedance appearing more capacitive so that it draws more leading 
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current from the source, degrading the power factor. So, proper compromise 
is required in determination of the value for Rf and Lf. 
 
Copyright © Qiang Li 2003 
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3. Control design 
 
 
In chapter 2, the justification for selecting the dual half-wave buck-boost 
converter power circuit arrangement is made. The objectives of this chapter are 
to present and develop the control method and its physical implementation. 
 
3.1 Control method review in switching power electronics  
 
Generally, control methods for switching power supplies are classified into 
voltage mode control and current mode control. Voltage mode control uses a 
reference and the actual output voltage to produce the error between them. The 
error voltage is compensated and compared with ramp voltage to produce 
desired PWM gating signals for the power switches. In current mode control, a 
target current in the power stage is sensed and compared with a reference 
current signal to produce PWM gating signals for the power switches. A short 
review of the operation and features of available control methods is necessary to 
understand the underlying reasons for choice of control for the converter of this 
thesis. 
 
3.1.1 Voltage mode control 
 
Direct duty cycle control 
 
As shown in Figure 3.1, in a direct duty cycle control scheme, the output 
voltage is sensed and compared with its reference. A compensation network is 
added to stabilize the closed-loop system. The error voltage Verror is 
 44
compensated and compared with a ramp-voltage carrier-signal to produce a 
desired gating signal for the power switch. Actual circuit implementation of a 
voltage-mode control pulse-width-modulator is simply a ramp generator and a 
comparator. The ramp waveform can be either a sawtooth waveform or a triangle 
waveform. As the ramp waveform varies from its minimum level to its maximum, 
the output of the PWM comparator switches from a high level to a low level, with 
the transition occurring when the two comparator inputs are equal. This control 
scheme is easy to implement. And, because frequency of the PWM signal is 
fixed, it simplifies the power filter design to remove harmonics of switching 
frequency. 
 
 
Figure 3.1 Basic voltage mode control block diagram 
 
However, this method has the following disadvantages: 
(1) No voltage feed-forward signal is provided to anticipate the effects of input 
voltage changes. Its open-loop line regulation is poor, and requires higher 
loop gain to achieve specifications. [4] 
(2) The output filter capacitor is part of the closed-loop system and introduces 
a phase lag that delays correction for Vin changes. [4] 
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Voltage feedforward control 
 
An improved voltage mode control is voltage feedforward control. In voltage 
feedforward control, amplitude of the sawtooth ramp (Vm) varies in proportion to 
the input voltage. Because ramp voltage varies directly with input voltage, if 
carrier signal is constant, the duty cycle varies inversely with the input voltage. 
Thus, the volt-second product of the output voltage remains constant without any 
control action. Open-loop line regulation is very good, and the problem of direct 
duty cycle control in is corrected. Closed-loop gain is reduced and dictated  by 
mostly the level necessary to achieve good dynamic response. 
 
3.1.2 Current mode control  
 
Another type control method is current mode control. This is a two-loop 
control system. An inner control loop compares a target current with its reference 
to produce desired gating signal. All of the problems of the direct duty cycle 
control method are corrected by using this control method. In current mode 
control, the switching power supply inductor is in the inner current control loop. 
As a consequent, the transfer function from control voltage to output voltage has 
a single-pole roll-off. In voltage mode control, the control to output transfer 
function has a two-pole roll-off. So, the current mode control system can be 
stabilized with a simpler compensation network. 
 
 
 
 46
 
Figure 3.2 Peak current mode control block diagram 
 
Peak current mode control 
 
As shown in Figure 3.2, in peak current mode control, upslope of inductor 
current (Vi) (or power switch current) is compared with a current command signal 
(Verror) set by an outer voltage control loop. Output of the PWM circuit goes to low 
level when the instantaneous current increases to the desired level. 
 
The peak current mode control has the disadvantages: 
(1) It is susceptible to noise. Noise spikes coupled from power circuit to 
control circuit can cause the switch turn off immediately[4]. 
(2) When duty cycle is higher than 0.5, the peak current control is inherently 
unstable. A compensation ramp is needed to stabilize the control circuit. 
When this control is applied in power factor correction circuit, a fixed ramp 
with adequate compensation can work with for varying input voltage. 
However, it results in performance degradation and increased 
distortion[4]. 
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Figure 3.3 Average current mode control block diagram 
 
Average current mode control 
 
Figure 3.3 shows the block diagram for the average current mode control. In 
average current mode control, an integrating current error amplifier is introduced 
into the current loop. Output of the current amplifier is the amplified difference 
between the averaged inductor current (Vi) (or power switch current) and the 
current command (Verror) decided by the outer loop. 
 
In average current mode control, the inner loop gain-bandwidth characteristic 
can be tailored for optimum performance by the compensation network around 
the current amplifier. And, its lower frequencies gain can be made much greater 
than that of peak current mode control[4]. 
 
Average current mode control is good for power factor correction due to the 
following advantages over peak current mode control: 
1) In average current mode control, the average current tracks the current 
command with a high degree of accuracy. It is a particular advantage 
for power factor correction circuit. 
2) Average current mode control can be used to control the current in any 
circuit branch in all the three basic switch mode converter topologies. It 
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can control the input current accurately with both buck and buck-boost 
topologies, and it can control output current with boost and buck-boost 
topologies. 
3) Slope compensation, which is a must for peak current mode control 
when the duty ratio is above 0.5, is not necessary in average current 
mode control. 
4) It has excellent noise immunity. 
 
Huai Wei and Issa Batarseh compared the basic topologies for power factor 
correction in[1][2]. If basic DC-DC converters are used in power factor correction, 
there is no need for a control loop from the input side point of view, due to their 
inherent power factor correction property. According to their study, buck-boost 
and flyback converter have excellent self power factor correction ability when 
they work in discontinuous current mode (DCM). Average input current in the 
buck-boost converter linearly follows the input line voltage. Erikson, Madigan, 
and Singer have also analyzed and substantiated these findings for the buck-
boost PFC converter in discontinuous current mode [3]. 
 
If power stage components are chosen properly to make the buck-boost 
converter in DCM, only a voltage negative feedback is necessary to produce a 
sinusoidal input current waveform. However, DCM poses high peak current 
stress on the inductor, switches, and output capacitor. The peak currents through 
the power switch and rectifier are nearly twice as high as with continuous mode 
operation. A bulky capacitor is needed to balance the instantaneous power 
between the input and output. Practical application is limited to low to medium 
power levels. 
 
In our application, the power stage components are chosen to make the PFC 
circuit function in Continuous Current Mode(CCM). When the circuit works in 
CCM, it may suffer from the problem that the boundary is crossed into 
discontinuous mode at light loads and high input voltage. And, at the beginning 
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and end of every line half cycle, the inductor current may be discontinuous due to 
low input voltage. Fortunately, this problem can be solved inherently in average 
current mode control [4]. It works well with both the continuous and discontinuous 
current mode, and it allow implementation with minimum inductance value. 
 
In Figure 3.3, generally the inductor current or switch current is sensed and 
controlled to follow its reference. Particularly, in the buck-boost converter based 
power factor correction circuit, the switch current is sensed and controlled. Figure 
3.4 shows the commonly used control scheme. 
 
 
Figure 3.4 Buck-boost based PFC using average current mode control 
 
In designing the current error amplifier in Figure 3.4, the chopped current 
sensed by sR  is averaged by the high-pass filter consisting of 2pR  and 2pC . The 
filter should be designed with high DC gain, but with significant attenuation of 
high frequencies. When the switching frequency is quite high, it is easy to design 
a filter with a corner frequency above the line frequency. In high power 
applications, lower switching frequency is often used to reduce the switching 
loss. As a consequent, high pass filter design in Figure 3.4 may be somewhat 
more difficult when trying to avoid significant phase shift in the source current at 
line frequency. 
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In buck and buck-boost converters, the converter input current wave is 
chopped at switching frequency. So, it is necessary to place a filter between the 
converter and line input to remove high frequency harmonics. Since it is the goal 
for PFC circuit to yield good quality input sinusoidal current waveform viewed 
from the power source, it should be a better approach to make the input current 
the direct control target. As shown in Figure 3.5, the line input current is sensed 
and sent into the current error amplifier to be compared with its reference from 
the outer loop. In this chapter, the direct input current control method and its 
physical implementation are presented and developed. 
 
 
Figure 3.5 Direct input current control 
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Figure 3.6 Functional diagram of buck-boost type half bridge 
DC output Power Factor Correction Circuit 
Source current filter 
Buck-boost Converter 
Multiplier 
Current (inner) loop compensation 
Voltage (outer) loop compensation 
PWM generator 
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3.2 Basic control 
 
To facilitate explanation of the control circuit, Figure 2.1 is redrawn here as 
Figure 3.6. 
 
3.2.1 Control functional description 
 
As shown in Figure 3.6, Amplifier1, 1fR , 1inR , and 1fC  compose a Voltage 
Compensation Network (VCN). The DC output voltage is sensed by the voltage 
divider consisting of 3R  and 4R  by the scale of 
43
4
RR
R
+ . Output of the divider and 
the output voltage reference (Vref) are sent into the VCN. The output of VCN is 
the error between the actual DC output and its reference. 
 
A voltage divider formed by 1R  and 2R  scales down the source voltage (vs) by 
21
2
RR
R
+ . Output of the multiplier is the product of VCN output and scaled source 
voltage, which is the necessary source current to regulate the output DC voltage. 
 
Amplifier2, 2fR , 2inR , and 2fC  compose a Current Compensation Network 
(CCN). Source current is sensed and supplied to the inverting terminal of the 
amplifier. The output of CCN is the amplified error between the desired current 
reference and actual source current. It is compared with a triangle wave by the 
PWM generator. The output of the comparator is the necessary gating signal for 
the power switch. It is applied to the switch driver circuit. 
 
3.2.2 Compensation network sizing 
 
Since the frequency of AC line input is much less than the switching 
frequency, the AC input can be viewed as slowly varying DC by the converter. 
Quasi-static approximation [5] is used in designing the current error 
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compensation network. In quasi-static approximation control design, stability 
compensation is more critical. The closed loop bandwidth must be large enough 
that significant phase shift does not occur at the AC input frequency. And, the 
current loop gain should have a positive phase margin at all operation points in 
half-cycle of the line input. 
 
To design the current control loop compensation network, it is necessary to 
find the transfer function that describes how the change in duty cycle changes 
the input line current. From Appendix A, 
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This is a fourth order system. Since we sense the current before the input 
filter, there are four energy storage components in the system. In normal 
operation, the output voltage should have negligible harmonic content. We could 
assume that the output capacitor is large enough that its effect on the duty-cycle-
to-input-current transfer function is negligible. Thus, as shown in Appendix A, the 
transfer function can be simplified to 
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When the output power is 300 watts, and the circuit element values of Lf = 1.5 
mH, Cf = 15 uF, L1 = 1mH, and C1 = 2 mF are used, the bode plot of the transfer 
function at the input voltage peak is shown in Figure 3.7. At its cut-off frequency 
the system has about -80 phase margin. So, the system is not stable without 
necessary compensation. To increase the phase margin of the system, a lead 
compensator is added to the CCN. Figure 3.8 shows the system bode plot after 
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the compensator is added. After the lead compensator is added into the system, 
the phase margin is improved to about 310. To assure the system stability, the 
system transfer function must be checked for the complete output power range 
and the entire input voltage range. 
 
Figure 3.7 Bode plot of control-to-input-current transfer function 
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Figure 3.8 Bode plot of control-to-input-current transfer function  
with lead compensator 
 
3.3 Zero-crossing distortion  
 
Due to the capacitance in the source current filter, the source current will 
have a leading phase with respect to the source voltage as illustrated by Figure 
3.9. The PFC objective is to maintain the fundamental component of converter 
input current in phase with the source voltage. However, the converter input 
current is discontinuous rendering it a poor choice from a control point of view to 
use as input to the CCN. On the other hand, the source current is a high quality 
sinusoidal waveform suitable for use by the CCN. If the source current is simply 
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sensed as feedback to the CCN, significant distortion in the source current 
results in the region of signal zero crossings. Figure 3.10 shows the command 
current and the resulting source current waveforms from a simulation. 
 
 
Figure 3.9 Source current leading due to filter capacitor 
 
 
 
Figure 3.10 Current distortion at zero-crossing  
 
Figure 3.11 shows the detailed waveforms circled in Figure 3.10. When the 
source current crosses zero, current through filter capacitor is dominant. This 
current is leading the source voltage, and thus, leading the current reference 
command. In our control scheme, current error signal is 
Source current 
90 degree leading current thru capacitor 
Fundamental of converter current 
 57
)(sVerr  = )(
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CSRR
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+                                                           (3.3) 
where *si  is source current reference and si  the sensed source current. 
 
If the source current is leading its reference, )(sVerr  will be a negative value as 
the current command signal passes the zero crossing point. When this voltage is 
compared to triangle wave to produce necessary PWM gating signal for the 
switches, there will be a short “dead period” with no gating signals for the 
switches. So, the fundamental frequency current component into in the buck-
boost will be like unto the solid line with squares shown in Figure 3.11. There is a 
rapid increase after the voltage zero-crossing, due to the accumulated output 
voltage error in the “dead period”. 
 
 
Figure 3.11 Close view of source currents crossing zero 
 
 
Figure 3.12 Input current zero-crossing distortion due to filter capacitor 
current 
*is
is
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Figure 3.12 illustrates the ideal case that the source current catches up its 
reference immediately with no overshoot. In the real circuit, the transient process 
may cause the source current overshoot and oscillate for some time. This is just 
what we have found in Figure 3.10. 
 
In order to eliminate the zero-crossing distortion due to the effect of the filter 
capacitor, it is necessary to subtract the current through the capacitor from the 
sensed source current prior to processing the signal by the CCN. Figure 3.13 
shows the control circuit after 90 degree lagging signal is injected into the sensed 
source current by the Delay Network. 
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Figure 3.13 Delayed signal injection into sensed source current for elimination 
of effect from filter capacitor current 
 
To produce a Delay Network with a voltage 90 degrees ahead of input 
voltage, a differentiation circuit is a good choice. Figure 3.14 shows a basic 
differentiation circuit. Its output is 
dt
dvsRCvo −=  
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Figure 3.14 Differentiation circuit 
 
If  )cos( tvs ω= , then )sin( tRCvo ωω= . Figure 3.15 shows the input and output 
waveforms, when R=10 K, and C=1 uF. Its transfer function is 
)(sH  = sRC−                                                                                     (3.4) 
Obviously, magnitude of the output is linearly proportional to the frequency of its 
input. So, this circuit is very sensitive to electronic noise of high frequencies. In 
worst case, the useful information could be overwhelmed by high frequent 
noises. 
 
Figure 3.15 Input and output waveforms of differentiation circuit 
Input 
Output 
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To make the current injection idea applicable, the basic differentiation 
circuit must be modified to suppress high frequency harmonics. Figure 3.16 
shows an improved differentiation circuit to avoid the shortcoming of the circuit in 
Figure 3.14. The input impedance Zin, feedback impedance Zf, and the resulting 
transfer function H(s) are formed. 
 
Figure 3.16 Modified differentiation circuit to reduce noise 
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Figure 3.17 Characteristic bode plot of modified differentiation circuit 
 
Figure 3.17 is the characteristic bode plot of the differentiator circuit. It is 
obvious that noises of high harmonic frequencies are suppressed. 
 
To size the components in the Delay Network, it is noted that we want the 
injected signal to offset the current through the filter capacitor Cf, when the 
source current leads the line voltage. So, the component can be chosen by 
letting amplitude of the output of the Delay Network equal to amplitude of the 
scaled voltage due to current through the filter capacitor according to the scale of 
the current sensor. 
 
Because of a very low voltage drop on the filter inductor, voltage across the 
filter capacitor is approximately equal to the source voltage. Current through the 
filter capacitor is 
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C
j
VI sc
ω
1−
=                                                                                              (3.6) 
Denote the scaling factor of the current transducer as ik , and the voltage divider 
scaling factor as vk . Then we have the following equation 
ciIk  = sv VHk ||                                                                                         (3.7) 
 
From Equation 3.7, the magnitude of the transfer function )(sH  at line 
frequency can be obtained as 
| )(sH | = 
sv
ci
Vk
Ik                                                                                           (3.8) 
 
To assure that no remnant harmonic of switching frequency exists, 
components for the Delay Network is chosen so that more than 60 dB 
attenuation is obtained at switching frequency. 
 
Copyright © Qiang Li 2003 
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4. Design, Simulation, and experimental results 
 
 
The design of a 300-Watt, 45-volt DC output voltages, buck-boost based, 
unity power factor, half-bridge, dual output converter is presented in this chapter. 
Its simulation and physical implementation is discussed. 
 
4.1 Power stage design 
 
Specifications of the converter are given as follows, 
Input voltage: 110±  20 V RMS 
Output voltage: ± 45 V 
Switching frequency: 20 kHz 
Inductor current ripple: 20% of peak current 
Output voltage ripple: 5% of DC voltage 
Output Power 300 W 
Efficiency: 90% 
 
Maximum input RMS current occurs when the input voltage is 90 V RMS. 
Assuming a unity input power factor, 
RMSI max  = 
minV
Pout
η  = 909.0
300  = 3.7 A 
Assuming a fundamental frequency input current waveform, the maximum input 
peak current is peakI max  = 5.23 A. 
 
For a buck-boost converter, the switch current is pulse series of switching 
frequency. The peak switch current is significantly larger than the line peak 
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current. The largest peak to peak currents through the power switch and the 
inductor occur at the peak value of the line current, when the input voltage to the 
converter is at its peak value. And, at this time point, the CCM instantaneous 
duty ratio for the gating signal is follows from (2.2.7) as 
d  = 
o
m
V
V+1
1  = 
45
2901
1
×+
 = 0.261 
 
Letting the largest peak-to-peak inductor current ripple be equal to 20 percent 
of the fundamental peak of the inductor current gives 
maxLI∆  = 
2
)sin( πωω =sTkss
m TkDT
L
V  = 0.2 peakI max  
Solving the equation, we can obtain the necessary value of the buck boost 
converters inductance as 
L = 
peak
sm
I
DTV
max 2.0 ×  = 3102025.42.0
261.0260
×××
××  = 1.3 mH 
 
Selection of output filter capacitance follows from the procedure of section 
2.2.5, using Equations 2.2.17 and 2.2.18, 
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= 0.0136  sec 
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fC  = 
o
offo
V
TI
∆  
= 
05.045
0136.033.3
×
×  
= 20.1 mF 
 
Equation 2.2.13, 2.2.14, and 2.2.15 are used to appropriately select a 
transistor, diode, and inductor of adequate current ratings. 
sw
RMSI  = π3
4
2
1
max
o
msrc
RMS V
VI +  
= π3
4
45
2120
2
13 ×+×  
= 4.35 A 
 
d
RMSI  = )8
3
3
4(max
o
m
o
msrc
RMS V
V
V
VI +π   
= )
845
32120
3
4(
45
21203 ×
××+×× π  
= 7.9 A 
 
ind
RMSI  = 2
2
max 8
3
3
8
2
1
o
m
o
msrc
RMS V
V
V
VI ++ π  
= )
845
32120
3
8(
45
2120
2
13 ×
××+×+× π  
= 9.02 A 
 
The input filter is connected between the AC source and the converter to 
reduce the AC line harmonics. It is designed to provide an attenuation of more 
than 20dB at switching frequency while offering negligible attenuation to the 
source frequency. The somewhat arbitrarily selected values of the filter 
components are listed below: 
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Lf = 1.5 mH 
Cf = 15 uF 
Rf = 20 ohms 
 
 
(a) 
 
(b) 
Figure 4.1 Bode plots; (a) filter current transfer function, 
(b) filter output impedance 
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Bode plots of the filter current transfer function and its output impedance, as 
discussed in section 2.3, are displayed as Figure 4.1. At switching frequency, 
attenuation of -30 dB is obtained. And, the output impedance of the filter is -5 dB 
or 0.56 ohm. 
 
4.2  Control loop designs 
 
Figure 4.2 illustrates the specific realization of the outer (voltage) loop 
configuration discussed in section 3.2.1. The output voltage is inverted and 
compared with its reference Vref. A PI controller is added to remove any error 
between output voltage reference and its actual value. The resulting error signal 
is amplified and multiplied with the scaled line voltage. A low-pass filter is added 
to the line voltage divider to remove any electromagnetic interference from the 
power stage. A wide bandwidth precision analog multiplier MPY634 is used to 
obtain the source current reference available from pin 12.  
 
Figure 4.2 Outer (voltage) control loop configuration 
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Figure 4.3 Inner (current) loop configuration 
 
The source current reference is fed to the inner (current) loop configuration as 
discussed in section 3.2.1. The realization of the inner loop control is displayed 
by Figure 4.3. The transfer function of the circuit is 
)(sH  = 
fbfb
inin
in
fb
CsR
CsR
R
R
+
+
1
1  
Choice of 
ininCR
1  = 2000 s-1, 
fbfbCR
1  = 60000 s-1 provide proper compensation to 
stabilize the system. Figure 4.4 illustrates the bode plot of the resulting control-to-
input-current transfer function with compensation as discussed in section 3.2.2. 
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Figure 4.4 Bode plot of control-to-input-current transfer function  
with compensation 
 
4.3  Simulation Results 
 
The complete closed-loop system is simulated using MultiSIM 2000 software. 
Figure 4.5 illustrates the resulting line voltage and line current without the filter 
delay signal injection discussed in section 3.3. Figure 4.6 illustrates the line 
voltage and line current with the delay signal injection active. The improvement in 
quality of the input current waveform is apparent. 
 72
 
Figure 4.5 Simulation result of line voltage and line current without delay 
signal injection 
 
 
Figure 4.6 Simulation result of line voltage and line current  
with delay signal injection 
 
Line current 
Line voltage
Line current 
Line voltage
 73
Figure 4.7 shows the two DC output resulting from the simulation. DC 
component of the output voltages is 45 volts. The peak-to-peak AC ripple in the 
voltages is about 2 volts, which is 4.5% of the specific DC value. 
 
Figure 4.8 and 4.9 illustrate the source current error signal without and with 
the delay network active. Without the delay network active, there is a small dead 
area in every positive half line cycle, during which the line voltage cross zero. 
After the delay network works actively, the dead area is significantly shortened. It 
decrease the zero-crossing distortion in the line current, and thus, improve the 
line current waveform.  
 
 
Figure 4.7 DC output voltages 
 
Positive output voltage 
Negative output voltage 
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Figure 4.8 Outer loop current error signal without delay signal injection 
 
 
Figure 4.9 Outer loop current error signal with delay signal injection 
 
 
 
 
Input voltage 
Current error signal 
Dead area 
Input voltage 
Current error signal 
Dead area 
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4.4  Experimental buildup and data 
 
The buck-boost based, unity power factor, half-bridge, dual output converter 
is built up using the component values identical to the simulation. It is anticipated 
that the dual output converter will later utilize the high blocking voltage, low 
forward voltage drop, fast switching CVD diamond triode as switching devices. 
The technology has not yet advanced to the point that these devices are ready 
for test application. Hence, the converter proof-of-principle development work at 
this point must use available switching devices. 
 
 
 
4.4.1 Power circuit 
 
The power level circuit of the converter is shown in Figure 4.10. An 
IRG4PF50W (VCES = 900V, VCE(on)typ. = 2.25V IC =28A) IGBT from International 
Rectifier is selected as the switching device,  due to its low switching and 
conduction losses. The turn-off snubber circuits, each consisting of a diode, a 
resistor, and a capacitor, are connected parallel with the switching components. 
Turn-on snubber circuits, each consisting of a diode, a resistor and an inductor, 
are connected in series with the IGBTs. Fast recovery diodes DSEI60-06A (VRSM 
= 600 V, VRRM = 600 V, IRM = 21 A, trr = 50ns) from IXYS Semiconductor are 
selected as free-wheeling diodes (D2, D4). Snubber circuits consisting of resistor 
and capacitor are connected across the free-wheeling diodes. 
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Figure 4.10 Main circuit of the buck-boost based, unity power factor, half-
bridge, dual output converter 
 
4.4.2 Gate drive circuit 
 
A Mitsubishi hybrid IC M57962L is used as the gate driver for the IGBTs. 
The M57962L is a hybrid integrated circuit designed for driving n-channel IGBT 
modules in any gate amplifier application. This device operates as an isolation 
amplifier for these modules and provides the required electrical isolation between 
the input and output with an opto-coupler. Short circuit protection is provided by a 
built in desaturation detector. A fault signal is provided if the short circuit 
protection is activated. Figure 4.11 presents a block diagram of the M57962L. 
 
The PWM signal from the comparator of Figure 3.13 is impressed 
between Pin 14 and 15. The IGBT gate driver signal is obtained from Pin 5. The 
opto-coupler provides isolation between input PWM signal and output gating 
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signal. Figure 4.12 shows typical application connection as recommended by the 
manufacture. 
 
Figure 4.11 Block diagram of IGBT driver M57962L 
 
 
Figure 4.12 Typical application of M57962L 
 
Since the power switch of the buck-boost converter is not grounded, the 
gate drivers circuit for the switch needs isolated power supplies. The M57962L 
requires +15 V and -7 V supply voltages to provide an adequate IGBT switching 
on and off voltage level. Figure 4.13 displays a diagram of the IGBT driver power 
supply used where the voltage regulators 7815 and 7910 are used to get stable 
positive and negative driving voltages. 
 78
 
Figure 4.13 IGBT driver power supply diagram 
 
4.4.3 Current sensing 
 
A current transducer LA 05-PB is utilized to sense the source current. This 
current transducer uses the Hall effect principle. Its output is a voltage signal. 
The deive is suitable for printed circuit board mounting. It is applicable in AC 
variable speed drives, servo motor drives, static converters for DC motor 
drives, uninterruptible power supplies (UPS), and switched mode power 
supplies (SMPS). [5] Figure 4.14 illustrate the appearance of the transducer. 
Table 4.1 list the electrical parameters of the current transducer. 
 
Figure 4.14 Appearance of LA 05-PB current transducer 
 
Table 4.1 Electrical parameters of LA 05-PB 
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For this current transducer, the source current can be sensed as indicated 
in Figure 4.15 (a) or (b). The transducer location of Figure 14(a) is arbitrarily 
chosen for implementation. 
 
(a) 
 
(B) 
Figure 4.15 Source current sensing  
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4.4.4 Experimental results 
 
After build up of the circuit was completed, test results were recorded. 
Although no particular problems have been casually observed for transient 
conditions, formal study of transient operation is considered outside of the 
scopes of this thesis. Only steady-state operation has been studied. Some 
key waveforms from experimental operation are illustrated in this section.  
 
Figure 4.16 illustrates the line voltage and the current loop error signal for 
full-load condition. Despite high frequency harmonics, the current error signal 
has the basic shape of the expression of duty-cycle in CCM, as derived in 
section 2.2.1. 
 
Figure 4.17 displays the line voltage and the line current with an output 
power of 300 W, and 110 V RMS input voltage. As can be seen, the line 
current is almost in phase with the line voltage. FFT analysis is made for the 
line input current. Table 4.2 lists the normalized harmonic contents of the line 
current. Figure 4.18 illustrates the harmonic contents in the line current at 
rated voltage with full load. 
 
Figure 4.19 shows the line voltage and the line current at rated load while 
the input is 90 V RMS. Figure 4.20 shows the line voltage and the line current 
at rated load while the input is 130 V RMS.  
 
Figure 4.21 depicts the line voltage and the positive DC output voltages at 
rated load. Figure 4.22 shows the two DC output voltages at rated load. When 
the output voltages were measured, the ground of the oscilloscope is 
connected to the ground of positive DC output voltage. So, due to 
electromagnetic interface into the measurement cable, there is some high 
frequency harmonics in the negative DC output voltage. The average value of 
the DC voltages are ± 45 V. FFT analysis is made for the output voltage. 
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Table 4.3 lists the normalized harmonic contents in the line current. Figure 
4.23 illustrates the harmonic contents in the line current at full load.  
 
AC ripple voltage in negative DC output is displayed in Figure 4.24. The 
peak-to-peak AC ripple voltage is about 2.5V, which is 5.6% of the output DC 
voltage. If larger output filter capacitors are used, the AC ripple voltage should 
be decreased further. 
 
Figure 4.25 illustrates the inductor current at rated load. The current ripple 
in the inductor is about 25% of the peak current at its worst case. 
 
Figure 4.26 shows the line voltage and the line current at half rated load. 
FFT analysis is made for the line input current. Table 4.4 lists the normalized 
harmonic contents of the line current. Figure 4.27 depicts the harmonic 
contents of the line current. Figure 4.28 illustrates the line voltage and 
positive DC output voltage at half rated load. Figure 4.29 depicts the positive 
and negative DC voltage outputs at half rated load. Figure 4.30 shows the line 
voltage and AC voltage ripple in negative output. FFT analysis is made for the 
output voltage. Table 4.5 lists the normalized harmonic contents in the output 
voltage. Figure 4.31 illustrates the harmonic contents in the output voltage, 
With lower out power, AC ripple voltage in the output decreases accordingly.  
 
Table 4.6 lists the measured efficiency and power factor at different line 
voltages with rated load. Figure 4.32 depicts the efficiency at different line 
voltage. Figure 4.33 shows the source power factor at different line voltage. 
Lossless snubber circuit and/or other auxiliary circuits could be utilized in the 
circuit to improve the circuit efficiency. 
 
At light load, the current through the filter capacitor is the main component 
of the line current. If the Delay Network is not adjusted to exactly eliminate the 
effect of the filter capacitor current, the line current will display more 
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distortion. Figure 4.34 shows the line voltage and the line current when the 
output power is 32 Watts. 
 
Copyright © Qiang Li 2003 
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Figure 4.16 Input voltage and outer loop current error signal 
 
Current error signal 
Input voltage
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Figure 4.17 Line voltage and line current when line voltage is 110 VRMS 
with 300 Watts output power 
Upper trace : Line voltage (100 V/Division) 
Lower trace : Line current (4 A/Division) 
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Table 4.2 Normalized harmonic contents in the line current at rated load 
Frequency 
(Hz) 
Normalized magnitude 
0 0.035 
60 1 
120 0.115 
180 0.053 
240 0.034 
300 0.01 
360 0.037 
420 0.024 
480 0.019 
THD 0.1443 
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Figure 4.18 Line current harmonics at rated load 
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Figure 4.19 Line voltage and line current when line voltage is 90 VRMS 
with 300 Watts output power 
Upper trace : Line voltage (100 V/Division) 
Lower trace : Line current (4 A/Division) 
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Figure 4.20 Line voltage and line current when line voltage is 130 VRMS 
with 300 Watts output power 
Upper trace : Line voltage (100 V/Division) 
Lower trace : Line current (4 A/Division) 
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Figure 4.21 Positive DC Output voltage at rated load power 
Upper trace : Line voltage (100 V/Division) 
Lower trace : Positive DC output voltage (20 V/Division) 
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Figure 4.22 Output DC voltages at rated load  
Upper trace : Positive output voltage (20 V/Division) 
Lower trace : Negative output voltage (20 V/Division) 
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Table 4.3 Normalized harmonic contents in the output voltage at rated load 
Frequency 
(Hz) 
Normalized magnitude 
0 1 
60 0.014 
120 0.054 
180 0.018 
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Figure 4.23 Normalized output voltage harmonics 
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Figure 4.24 AC ripple voltage in negative output voltage at rated load 
Upper trace : Source voltage (100 V/Division) 
Lower trace : Output voltage ripple (2 V/Division) 
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Figure 4.25 AC ripple current for in negative output at rated load 
 (4 A/Division) 
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Figure 4.26 Line voltage and line current at rated line voltage and half 
rated load 
Upper trace : Line voltage (100 V/Division) 
Lower trace : Line current (4 A/Division) 
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Table 4.4 Normalized harmonic contents in the line current at half load 
Frequency 
(Hz) 
Normalized magnitude 
0 0.008 
60 1 
120 0.213 
180 0.078 
240 0.077 
300 0.051 
360 0.048 
420 0.022 
THD 0.251 
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Figure 4.27 Line current harmonics at half load 
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Figure 4.28 Positive DC output at rated line voltage and half rated load 
Upper trace : Line voltage (100 V/Division) 
Lower trace : Positive DC output voltage (20 V/Division) 
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Figure 4.29 DC output voltages at rated line voltage and half rated load 
Upper trace: Positive DC output voltage (20 V/Division) 
Lower trace : Negative DC output voltage (20 V/Division) 
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Figure 4.30 AC ripple voltage in negative output voltage at half rated load 
Upper trace : Source voltage (100 V/Division) 
Lower trace : Output voltage ripple (2 V/Division) 
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Table 4.5 Normalized harmonic contents in the output voltage at half load 
Frequency 
(Hz) 
Normalized magnitude 
0 1 
60 0.005 
120 0.024 
180 0.009 
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Figure 4.31 Output voltage harmonics at half load 
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Table 4.6 Efficiency and power factor at different line voltage with rated load 
Line voltage 
(V) 
Line current 
(A) 
Input power Efficiency (%) Power factor
93.5 4.8 448.8 66.8 0.989 
100.8 4.35 438.5 68.4 0.988 
112.9 3.7 417.73 71.8 0.985 
130.9 3.15 412.34 72.76 0.975 
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Figure 4.32 Efficiency at rated load 
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Figure 4.33 Power factor at rated load 
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Figure 4.34 Line current waveform at light load 
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5. Conclusions and future work 
 
 
5.1 Conclusions 
 
A single-phase, buck-boost based, dual-output converter with ground point 
shared by both the source and load is analyzed, designed, and implemented in 
this thesis. Prior study of this converter topology has not been found in the 
literature. The need for such a topology is driven by plans to design a power 
electronic transformer that must have a common ground point shared by both the 
source and load. However, other potential applications of this novel converter 
topology exist in variable-speed, single-phase motor drives and in multilevel 
inverters that are currently of interest in high-power level motor drivers and in 
static VAR compensator circuits. Design equations for the output filter capacitor, 
and RMS switch, diode and inductor current are derived. The input filter is 
studied and design guidance is given. The line current to duty cycle ratio transfer 
function is derived and used to develop a suitable average current control 
network. 
 
The dual output converter is simulated by use of SPICE. The simulation result 
shows that the novel Delay Network can significantly improve the line current 
quality. Further, test results corroborate this finding. 
 
Design of a 300 W, 45 V DC output voltage, buck-boost based, high power 
factor, dual output converter has been presented in this thesis. A lab model is 
built up to verify the analysis and design. The experimental results are 
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satisfactory in that a high power factor, low harmonic content line current results 
for steady-state operation. 
 
5.2  Future work 
 
Line current distortion at light load has been found as shown in Figure 4.33. A 
load sensitive adaptive Delay Network is proposed as an addition to the circuit to 
improve the line current waveform at light load. 
 
In power stage analysis, a quasi-static approximation is employed. The 
validity of the approximation depends on the assumption that the rectifier system 
dynamics are sufficiently fast. This approximation needs further justification. 
 
As listed in table 4.6, efficiency of the circuit is lower than desired. A lossless 
snubber, or other auxiliary devices, could be utilized to improve the efficiency of 
the dual output converter. However, the future product is to utilize the CVD 
diamond triode as the switching devices. Thus, it is not judged to be a judicious 
use of time to work toward reduction of the switching losses for a switch that will 
not be used in the future product. In anticipation of less switching losses at higher 
switching frequency with the CVD diamond triode, the efficiency improvement is 
anticipated. Further, the input filter size can be reduced.  Because of a totally 
different physical mechanism from the solid-state device, the CVD diamond 
triode is projected to have superior features, such as fast switching frequency 
(more than 100kHz), high blocking voltage (about 25 kV) and low forward drop 
(about 1V). The capacity of handling high operation temperature is another 
feature of the CVD diamond material. The application problems of the new 
device would be part of the future work. 
 
Copyright © Qiang Li 2003 
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Appendix A    State space average modeling 
 
The positive half of the buck-boost converter with input filter is shown in 
Figure A.1. 
 
Figure A.1 Positive half of buck-boost based, unity power factor, half bridge, 
dual output converter with input filter 
 
 
Figure A.2 Circuit while the switch is on 
 
When the switch is on, the circuit is shown in Figure A.2. We have the 
following state equations: 
dt
di fL  = 
f
s
f
C
L
v
L
v f +−                                                                                     (A.1) 
dt
dv fC  = 
f
L
f
L
C
i
C
i f 1−                                                                                       (A.2) 
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dt
diL1  = 
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si  = fLi                                                                                                     (A.5) 
 
Write these equations in state-space form to yield 
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We denote, 
[ ]X  = 








1
1
C
L
C
L
v
i
v
i
f
f
, 
[ ]1A  = 












−
−
−
11
1
1000
0010
0101
0010
RC
L
CC
L
ff
f
, 
[ ]1B  = 










0
0
0
1
fL
, 
[ ]1C  = [ ]0001 , 
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[ ]1H  = [ ]0 , 
 
When the switch is off, the circuit is shown in Figure A.3. We have the state 
equations 
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Figure A.3 Circuit while the switch is off 
 
Write the above equations in state space form to give 
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We denote 
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We assume that during thk  switching period, the source voltage can be 
treated as a constant with value )( skTV  = )( sm kTV ω . The duty cycle for the power 
switch is )( skTD . And let )(' skTD  = 1 - )( skTD . Apply state-space average [1] to 
the above equations to find the average coefficient matrices for the thk  switching 
period by the following procedure: 
[ ]A  = D [ ]1A  + D’[ ]2A , 
[ ]B  = D [ ]1B  + D’ [ ]2B , 
[ ]C  = D [ ]1C  + D’ [ ]2C , 
[ ]H  = D [ ]1H  + D’ [ ]2H , 
 
The resulting coefficient matrices are 
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Hence, the average value state equations can be written as [ ]X&  = [ ]A [ ]X  + [ ]B sv                                                                             (A.14) 
si = [ ]C [ ]X  + [ ]H sv                                                                                (A.15) 
where [ ]X  and si  are the sum of a steady-state value and a small perturbation 
component given by 
[ ]X  = 










+
+
+
+
11
11
ˆ
ˆ
ˆ
ˆ
CC
LL
CC
LL
vV
iI
vV
iI
ff
ff
 
si  = sI  + siˆ  
 
After replacing D with D + dˆ  in (A.14), neglecting product of perturbation 
variables, and substituting (A.18) and (A.19), respectively, from (A.14) and 
(A.15), the state-space equations with small perturbation can be written as 
x&ˆ  = [ ]A [ ]X  + [ ]B sv +[ ( [ ]1A  - [ ]2A ) [ ]X  + ( [ ]1B  - [ ]2B ) sv  ] dˆ  + [ ]A xˆ  + [ ]B svˆ  
                                                                                                               (A.16) 
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sI  + siˆ  = [ ]C [ ]X  + [ ]H sv  + [ ( [ ]1C  - [ ]2C ) [ ]X  + ( [ ]1H  - [ ]2H ) sv  ] dˆ + [ ]C xˆ   
              + [ ]H svˆ                                                                                   (A.17) 
In the above two equations, the argument )( skT  is omitted to reduce the 
cumbersome appearance of the equations. 
 
Set xˆ  = svˆ  = dˆ  = 0 in A.16 and A.17 to yield the steady-state equation during 
thk  switching period, 
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)( ss kTI  = [ ]0001 )( sL kTI f  + [ ]0 )( ss kTV                                               (A.19) 
Solving (A.18) for the steady-state currents and voltages, we get 
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The small-signal ac state equations are determined by subtracting (A.18) and 
(A.19) from (A.16) and (A.17), respectively 
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                                                                                                             (A.24) 
siˆ  = [ ]0001 fLiˆ  + [ ]0 svˆ  + [ ]0 dˆ                                                       (A.25) 
 
In scalar form, the above state equation are 
dt
idL fLf
ˆ
 = fCvˆ−  + svˆ                                                                                (A.26) 
dt
vdC fCf
ˆ
 = fLiˆ  - bLs ikTD ˆ)(  - )( sL kTI b dˆ                                                      (A.27) 
dt
idL L1
ˆ
1  = fcs vkTD ˆ)(  + 1ˆ)(' cs vkTD  + ( )()( 1 sCs kTVkTVs − ) dˆ                          (A.28) 
dt
vdC C1
ˆ
1  = 1ˆ)(' Ls ikTD−  
1
1ˆ
R
vc−  + )(1 sL kTI dˆ                                                  (A.29) 
siˆ  = fLiˆ                                                                                                  (A.30) 
 
Circuits that satisfy (A.26) – (A.30) are shown in Figure A.4. These circuits 
can be combined into the complete small-signal ac equivalent circuit model of 
Figure A.5. 
 
 
(a) Filter inductor loop 
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(b) Filter capacitor node 
 
 
(c) Buck-boost inductor loop 
 
 
(d) Buck-boost capacitor node 
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(e) Buck-boost capacitor node 
 
Figure A.4 Circuit equivalent to the small-signal converter equations 
 
 
Figure A.5 Complete small-signal ac equivalent circuit model 
 
Proceeding to determine the control-to-input-current transfer function )(sH  = 
)(/)(ˆ sdsi fL , we set the independent voltage source svˆ  to zero. Then, we take the 
zero initial condition Laplace transformations of equation (A.26) – (A.30)  
)(ˆ sisL fLf  = )(ˆ sv fC−                                                                                   (A.31) 
)(ˆ svsC fCf  = )(ˆ si fL  - )(ˆ)( sikTD bLs  - )( sL kTI b )(ˆ sd                                         (A.32) 
)(ˆ 11 sisL L  = )(ˆ)( svkTD fCs  + )(ˆ)(' 1 svkTD Cs  + ( )()( 1 sCs kTVkTVs − ) )(ˆ sd           (A. 33) 
)(ˆ 11 svsC C  = )(ˆ)(' 1 sikTD Ls−  )(ˆ1 1
1
sv
R
C−  + )(1 sL kTI )(ˆ sd                              (A. 34) 
)(ˆ si s  = )(ˆ si fL                                                                                           (A. 35) 
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From (A.31), 
)(ˆ sv fC  = )(ˆ sisL fLf−                                                                                (A. 36) 
 
From (A.34), 
)(ˆ 1 svC  = 
1
1
1
1
R
sC +
( )(ˆ)(' 1 sikTD Ls−  + )(1 sL kTI )(ˆ sd )                                  (A.37) 
Substitute (A.37) into (A.33) and solve for )(ˆ 1 si L  in terms of )(ˆ sv fC  and )(ˆ si fL . 
The argument is omitted in the work that follows: 
 
)(ˆ 1 si L  = 2
111
2
1
1
'
1
DRCRLssL
sRC
++
+ ( )(ˆ svD fc ) + 1
1
1
1
'
LI
sRC
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+  + ( 1CVVs − ) )(
ˆ sd ) 
                                                                                                           (A.38) 
Substitute (A.36) into (A.38) and the resulting equation into A.32,  
)(ˆ)
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So,  
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                                                                                                                 (A.39) 
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In application, the output capacitor is a large valued component in the circuit, 
which is used to remove both the switching frequency harmonic and the 
harmonic of double the line frequency. We assume the output capacitor 
approaches infinity, so that, the variation of the output voltage is negligibly small. 
Thus, in the above transfer function, we divide both the nominator and the 
denominator by 1C  to yield 
)(sH  =  
1
2
1
2
1
1
2
12
111
2
1
13
11
4
1
2
1s1
1
1
1s11
2
')(
')V('})V[( 11111
C
RD
C
LDLs
LCL
DCLRLDRLRs
C
LCLsLCLRs
C
IDRVDIRDD
C
ILDRVsILRs
f
ff
ff
f
ff
ff
LbCLL
CL
+++++++
+−+++−+
 
By omitting the infinitely small values, that result when ∞→1C  , we get 
)(sH  = 
][
)V(
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11
3
s1 11
fff
CL
LDLsLCLs
VDIsL
++
−+  
= 
)1(
)V(1
1
2
2
s
1
11
fff
CL
ff
CL
D
CL
ss
V
L
DsI
CL ++
−+
                                                                     (A.40) 
which has the same form as in the literature [2]. 
 
If we assume the input filter is small enough to be omitted, then the transfer 
function can be simplified further by letting the input filter inductance be equal to 
zero. 
)(sH  = 
1
s1 )V( 11
sL
VDIsL CL −+  
= 
1
s )V( 1
1
sL
VDI CL −+  
Using 1CV  = 
D'
DVs− , 
we can get )V( s bCVD −  = )
'
V( s sV
D
DD +  = 
)('
)()(
s
sss
kTD
kTVkTD  = 1CV  
 
Then, the transfer function can be expressed as 
 121
)(sH  = 
b
C
Lb
sL
VI b+  
which has the same form as in the literature [3]. This is the case for buck-boost 
converter in which line input current is sensed after the filter. 
 
Copyright © Qiang Li 2003 
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